

1. A branch apparatus within a microprocessor that utilizes a fetch address to select a cache line in an instruction cache, the apparatus also using the fetch address to speculatively predict whether a branch instruction will be taken or not taken, the branch instruction potentially being present in the instruction cache line, the apparatus comprising:
- a first predictor, coupled to the fetch address, for predicting whether the branch instruction will be taken or not taken based on the fetch address;
- logic, coupled to the fetch address, for providing a binary function of the fetch address and a global branch history on an output of said logic;
- a second predictor, coupled to said logic output, for predicting whether the branch instruction will be taken or not taken based on said output; and
- a selector, coupled to the fetch address, for selecting one of said first and second predictors based on the fetch address.
2. The apparatus of claim 1, wherein said binary function comprises an exclusive OR of at least a portion of the fetch address and said global branch history.

3. The apparatus of claim 1, wherein said first predictor is provided by a branch target address cache indexed by the fetch address.
4. The apparatus of claim 1, wherein said second predictor is provided by a branch history table indexed by said binary function of the fetch address and said global branch history.
5. The apparatus of claim 1, wherein said selector is provided by a branch target address cache indexed by the fetch address.
6. The apparatus of claim 1, wherein said selector comprises a bit for selecting between said first and second predictions.
7. The apparatus of claim 1, wherein each of said first and second predictors comprises a plurality of predictors of whether the branch instruction will be taken or not taken, wherein said selector comprises a plurality of bits corresponding to said plurality of predictors, for selecting between corresponding ones of said plurality of first and second predictors.
8. The apparatus of claim 1, wherein said selector comprises a saturating up/down counter.

9. The apparatus of claim 8, wherein said saturating up/down counter stores a selection value from among one of: strongly first predictor, weakly first predictor, weakly second predictor, and strongly second predictor.
10. The apparatus of claim 1, further comprising:
a register, coupled to said second predictor, for storing said global branch history.
11. The apparatus of claim 10, wherein said register comprises an N-bit shift register for storing N previous outcomes of whether branch instructions executed by the microprocessor were taken or not taken.

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1

12. A speculative branch prediction apparatus in a pipelined microprocessor having an instruction cache, the instruction cache receiving a fetch address on an address bus for selecting a cache line in the instruction cache, a branch instruction presumably present in the cache line, the apparatus comprising:

a speculative branch history table (BHT), for providing a first direction prediction of the branch instruction;

a speculative branch target address cache (BTAC), coupled to the address bus, for providing a second direction prediction of the branch instruction, and for providing a selection prediction for selecting between said first and second direction predictions; and

a multiplexer, coupled to said BHT and said BTAC, for selecting one of said first and second direction predictions based on said selection prediction;

wherein said second prediction is provided in response to the fetch address even though the branch instruction may not be present in the instruction cache line.

13. The apparatus of claim 12, further comprising:
- a global branch history register, coupled to said BHT, for storing a global history of directions of branch instructions previously executed by the microprocessor.
14. The apparatus of claim 13, wherein said BHT provides said first direction prediction in response to a function of the instruction cache fetch address and said global history stored in said global branch history register.
15. The apparatus of claim 14, wherein said function comprises a logical exclusive OR of said global history stored in said global branch history register and a portion of the instruction cache fetch address.
16. The apparatus of claim 14, wherein said BHT comprises an array of storage elements for storing a plurality of direction predictions, wherein said array is indexed by said function of the instruction cache fetch address and said global history.
17. The apparatus of claim 16, wherein each of said storage elements is configured to store a plurality of

- direction predictions for selection as said first direction prediction.
18. The apparatus of claim 12, wherein each of said first direction prediction, said second direction prediction, and said selection prediction comprises a plurality of predictions.
19. The apparatus of claim 18, wherein said multiplexer selects one of said plurality of predictions for each of said first and second direction predictions in response to a corresponding one of said plurality of selection predictions.
20. The apparatus of claim 19, further comprising:
control logic, coupled to said multiplexer, for receiving said one of said plurality of predictions for each of said first and second direction predictions from said multiplexer, said control logic configured to cause the microprocessor to selectively speculatively branch or not branch based on said one of said plurality of predictions.
21. The apparatus of claim 20, wherein said control logic is configured to cause the microprocessor to

selectively speculatively branch to a speculative branch target address provided by said BTAC in response to the fetch address.

22. A speculative branch target address cache (BTAC) in a microprocessor, the BTAC comprising:

an array, configured to store branch instruction direction predictions;

an input, coupled to said array, configured to receive an instruction cache fetch address, said fetch address indexing into said array to select one of said direction predictions; and

an output, coupled to said array, for providing said one of said direction predictions to branch control logic;

wherein the branch control logic causes the microprocessor to speculatively branch if said one of said direction predictions specifies a taken direction, regardless of whether a branch instruction is present in a line of the instruction cache indexed by said fetch address.

DRAFT - DRAFT - DRAFT - DRAFT -

23. A microprocessor for speculatively branching,
comprising:

an instruction cache, for providing a line of
instruction bytes selected by said fetch address
provided on an address bus;

a speculative branch history table (BHT), coupled to
said address bus, for providing a first
prediction of whether a branch instruction that
is presumed to be present in said instruction
cache line will be taken, said first prediction
provided based on a combination of said fetch
address and a global branch history;

a speculative branch target address cache (BTAC),
coupled to said address bus, for providing a
second prediction of said presumed branch
instruction and for providing a selector; and

control logic, coupled to said BHT and BTAC, for
causing the microprocessor to speculatively
branch if one of said first and second
predictions selected by said selector predicts
that said presumed branch instruction will be
taken.

24. The microprocessor of claim 23, wherein said control logic causes the microprocessor to speculatively branch to a speculative branch target address provided by said BTAC based on said fetch address.
25. The microprocessor of claim 23, further comprising:
a speculative call/return stack, coupled to said BTAC, for storing a plurality of speculative return addresses;
wherein said control logic causes the microprocessor to speculatively branch to one of said plurality of speculative return addresses provided by said speculative call/return stack based on said fetch address.
26. The microprocessor of claim 25, wherein said BTAC is configured to provide an indication of whether said presumed branch instruction is a return instruction.
27. The microprocessor of claim 26, wherein said control logic causes the microprocessor to speculatively branch to said one of said plurality of speculative return addresses only if said indication indicates said presumed branch instruction is a return instruction.

28. The microprocessor of claim 27, wherein said BTAC is configured to provide an indication of whether said presumed branch instruction is a call instruction.
29. The microprocessor of claim 28, wherein said control logic causes said one of said plurality of speculative return addresses to be pushed onto said speculative call/return stack if said indication indicates said presumed branch instruction is a call instruction.
30. The microprocessor of claim 23, wherein said selector is updated in response to a resolved direction of whether said presumed branch instruction is taken.
31. The microprocessor of claim 30, wherein said selector is updated in response to said resolved direction if a selected one of said first and second predictions is incorrect, and if a non-selected one of said first and second predictions is correct.
32. The microprocessor of claim 31, wherein said selector is updated by toggling said selector.
33. The microprocessor of claim 31, wherein said selector is updated by counting said selector toward said non-selected prediction.

34. The microprocessor of claim 23, wherein said BHT comprises an array of storage elements, for storing a branch history for each of a plurality of branch instructions.
35. The microprocessor of claim 34, wherein said branch history for each of said plurality of branch instructions comprises a taken/not taken bit.
36. The microprocessor of claim 34, wherein said branch history for each of said plurality of branch instructions comprises a saturating up/down counter.

37. A method for speculatively branching in a microprocessor, the method comprising:

generating a plurality of speculative branch direction predictions of an instruction;

selecting one of said plurality of speculative branch direction predictions as a final direction prediction; and

speculatively branching the microprocessor if said final direction prediction indicates said instruction will be taken;

wherein said generating, said selecting, and said speculatively branching are performed prior to decoding said instruction.

38. The method of claim 37, further comprising:

detecting said final direction erroneously indicated said instruction will be taken subsequent to said speculatively branching.

39. The method of claim 38, further comprising:

branching to a correct target address in response to said detecting.

40. A method for speculatively branching in a microprocessor, the method comprising:

generating first and second predictions of whether a

branch instruction will be taken or not taken, in response to first and second binary functions of an instruction cache fetch address;

selecting one of said first and second predictions as

a final prediction, said selecting performed in response to a third binary function of said fetch address; and

speculatively branching the microprocessor if said

final prediction specifies said branch instruction will be taken;

wherein said generating, said selecting, and said

speculatively branching are performed whether or not said branch instruction is present in an instruction cache line selected by said fetch address.

41. The method of claim 40, wherein said first and second functions are different.

42. The method of claim 40, wherein said second binary function comprises a binary function of said fetch address and a global branch history.
43. The method of claim 42, wherein said second binary function comprises an exclusive OR of at least a portion of said fetch address and said global branch history.
44. The method of claim 40, wherein said first and third binary functions are the same.
45. The method of claim 44, wherein said first and third binary functions comprise a predetermined number of least significant bits of said fetch address.